Rowe ISP1362 OTG add-on eval kit with Intel PXA250/255 User Manual download pdf (Page 16)

For DMA accesses, use the following address ranges. This will generate the DMA Acknowledge signals needed. Processor uses CS2#.

User manual

UM10032_4

PIO Address Map: 0000 0000h to 00FF FFFFh.

DMA Channel 0 Address Map: 0200 0000h to 02FF FFFFh.

DMA Channel 1 Address Map: 0100 0000h to 01FF FFFFh.

Fig 14. USB OTG and host connectors – part 1 (page 5)

ISP1362 OTG add-on eval kit with Intel PXA250/255 IDP rev. 4

UM10032

Rev. 04 — 12 October 2009

16 of 21

1 2 ... 11 12 13 14 15 16 17 18 19 20 21

No comments

Rowe ISP1362 OTG add-on eval kit with Intel PXA250/255 User Manual Page 16